



dGPU
(AC-CAP Place on dGPU)

Trace length < 400 MILLS
Trace width = 12 MILLS
Trace spacing = 15 MILLS



R0.1-25



Display




Table 81. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processo r	Physical Lanes													
				0	1	2	3	4	5	6	7	8	9	10	11	12	13
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5
x16	Off	Off	Reverse	1	5	9	13	17	21	25	29	33	37	41	45	49	53
x8	x8	Off	Reverse	7	11	15	19	23	27	31	35	39	43	47	51	55	59
x8	x4	x4	Reverse	3	7	11	15	19	23	27	31	35	39	43	47	51	55




- Notes: 1. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
2. In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
- Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.
- For example:
- When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
 - When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
 - When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

Refer to CMS-W PDG P.339 (Doc:611586)


Disabling and Termination Guidelines for the Intel High Definition Audio Interface and the Intel Display Audio Interface

When the Intel HD Audio interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI on the CPU need to be terminated to GND via a weak pull-down resistor (i.e. ~2KΩ), PROC_AUDIO_SDO on the CPU can be left unconnected. The Intel Display Audio pins on the PCH may be left disconnected.



CFG Straps



CFG Straps for Processor

ref : Intel 570805_Coffeelake_EDS_Vol_1_Rev1.4 P.121

CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted

- 1 : (Default) Normal Operation; No stall
- 0 : Stall

CFG[1] : Reserved Configuration Lane

Reserved Configuration Lane

CFG[2] : PCI Express® Static x16 Lane Numbering Reversal

- 1 : (Default) Normal Operation
- 0 : Lane Numbers Reversed

CFG[3] : Reserved configuration lanes

Reserved Configuration Lane

CFG[4] : eDP Enable

- 1 : Disabled
- 0 : Enabled

CFG[6:5] : PCI Express® Bifurcation

- 00 : 1 x8 ; 2 x4 PCI Express®
- 01 : Reserved
- 10 : 2 x8 PCI Express®
- 11 : 1 x16 PCI Express®

CFG[7] : PEG Training

- 1 : (Default) PEG Train Immediately Following RESET# de-assertion
- 0 : PEG Wait for BIOS for Training

CFG[19:8] : Reserved Configuration Lanes

Reserved Configuration Lanes

Boundary Scan





Figure 415. Connector Less Routing Topology




Note: Connect JTAG pull-ups to VccST on U/Y and S designs and VccST-G on H designs.

CFG

From PCH

From PCH


From PCH




For CPU states check

DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTP regulator
in C8 and deeper and S3.
Ref: Intel 570805_Coffeelake_EDS_Vol_1_Rev1.5 P.116

VTT Enable




CPU SIDEBAND SIGNALS







[7] PCH_TRIGGER_CPU
[7] CPU_TRIGGER_PCH



CPU_TRIGGER_PCH_X1

		Project Name	Rev
		GX502GX	R1.2
Title : CPU XDP			
Size			
A	Dept.:	ASUSTek COMPUTER	Engineer: EE
Date: Friday, February 21, 2020		Sheet	7 of 99



		Title : DDR4_ON-BOARD_A2	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 15 of 99	


		Title : NB_****	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 17 of 99	

Figure 4-24. CFL-H DDR4 x8 Memory Down V_{REF-CA} Overview







Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview





Memory Down Vref




SO-DIMM1 Vref




HD Audio






Main Source	1th FWR	2nd FWR	3rd FWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
AC_BAT_SYS	+1.05VSUS	+VCCST		
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VSUS	+3VSUS_PCH	
		+3VS		








USE RTC Battery:
P/N: 0B100-00040500 BATT-LI CR1220 3V



Power failure solution (S0-->G3,S5-->G3):



Change to 1K by TG 20180604



Setting	Function
GSX502GX	PCIe/SATA Function define
CNL HM370 (PCIe#1-PCIe#8 not support)	


HSIO Capabilities	Function
PCIeG (From GPU)	
PCIeR01 - USB3.1R07	CLKREQ-0 GPU
PCIeR02 - USB3.1R08	CLKREQ-1
PCIeR03 - USB3.1R09	CLKREQ-2 WLAN
PCIeR04 - USB3.1R10	CLKREQ-3
PCIeR05	CLKREQ-4 GLAN
PCIeR06	CLKREQ-5 Thunderbolt
PCIeR07	CLKREQ-6 SSD1
PCIeR08	CLKREQ-7
PCIeR09	CLKREQ-8 SSD2
PCIeR10	CLKREQ-9
PCIeR11-SATA-0a	CLKREQ-10~15
PCIeR12-SATA-1a	
PCIeR13-SATA-0b	
PCIeR14-SATA-1b	
PCIeR15 / SATA#2	
PCIeR16 / SATA#3	
PCIeR17 / SATA#4	
PCIeR18 / SATA#5	
PCIeR19 / SATA#6	
PCIeR20 / SATA#6	
PCIeR21	
PCIeR22	
PCIeR23	
PCIeR24	

USB Setting	Function
GSX502GX USB Function define	
CNL HM370 (only #1-#4 support GEN2)	

USB 2.0	Function
USB2_01	[Port1]Thunderbolt
USB2_02	
USB2_03	[Port3]USB3.1 Gen1 TypeA
USB2_04	[Port1]USB3.1 Gen2 TypeA
USB2_05	[Port2]USB3.1 Gen1 TypeA
USB2_06	
USB2_07	
USB2_08	
USB2_09	
USB2_10	N key
USB2_11	
USB2_12	
USB2_13	
USB2_14	BT

HSIO	HM370	QM370	CM246	IRST	Devices Assign
0	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #3		Gen1[1] USB3.1 Type C
1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #2		Gen1[2] USB3.1 Type C
2	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #1		Gen1[3] USB3.1 Type A USB3.1 Type A
3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #4		Gen1[4] USB3.1 Type A
4	USB3.1 Gen1 #5	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #5		Gen2 only for QM370 / CM246
5	USB3.1 Gen1 #6	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1/Gen2 #6		Gen2 only for QM370 / CM246
6	USB3.1 Gen1 #7	USB3.1 Gen1 #7	USB3.1 Gen1 #7	PCIe #5	
7	USB3.1 Gen1 #8	USB3.1 Gen1 #8	USB3.1 Gen1 #8	PCIe #2	CR (USB3.0 / PCIe)
8	NA	USB3.1 Gen1 #9	USB3.1 Gen1 #9	PCIe #3	
9	NA	USB3.1 Gen1 #10	USB3.1 Gen1 #10	PCIe #4	
10	NA	PCIe #5	PCIe #5	PCIe #5	
11	NA	PCIe #6	PCIe #6	PCIe #6	
12	NA	PCIe #7	PCIe #7	PCIe #7	
13	NA	PCIe #8	PCIe #8	PCIe #8	
14	PCIe #9	PCIe #9	PCIe #9	PCIe #9	
15	PCIe #10	PCIe #10	PCIe #10	PCIe #10	
16	PCIe #11	SATA #9a	PCIe #11	SATA #9a	Yes
17	PCIe #12	SATA #11	PCIe #12	SATA #11	Yes
18	PCIe #13	SATA #10	PCIe #13	SATA #10	Yes
19	PCIe #14	SATA #9b	PCIe #14	SATA #9b	Yes
20	PCIe #15	PCIe #15	PCIe #15	PCIe #15	Yes
21	PCIe #16	PCIe #16	PCIe #16	PCIe #16	Yes
22	PCIe #17	SATA #8	PCIe #17	SATA #8	Yes
23	PCIe #18	SATA #6	PCIe #18	SATA #6	Yes
24	PCIe #19	PCIe #19	PCIe #19	PCIe #19	Yes
25	PCIe #20	PCIe #20	PCIe #20	PCIe #20	Yes
26	PCIe #21	PCIe #21	PCIe #21	PCIe #21	Yes
27	PCIe #22	PCIe #22	PCIe #22	PCIe #22	Yes
28	PCIe #23	PCIe #23	PCIe #23	PCIe #23	Yes
29	PCIe #24	PCIe #24	PCIe #24	PCIe #24	Yes


PCIe17-28 support IRST only (M246)




Main Board

XTAL 24MHz


2017/12/25 Changed by James
(1) X2201 from 07009-0062000 to 07009-00065700
(2) R2212 from 1M to 200K








RTC CRYSTAL 32.768KHz



DGPU CLKReq#




PCH CLKREQ Setting:



2017/11/30
Add NGFF1_DEVSLP

- HPD0 to DP
- HPD1 to HDMI
- HPD2 to TBT
- HPD3 to VGA
- HPD4 to EDP Panel



DDP Strap Setting Update:
0 = Port is not detected (Default)
1 = Port is detected



GPP_I6 / DDPB_CTRLDATA	Display Port B Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWROK de-asserts.This signal is in the primary well.
GPP_I8 / DDPC_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWROK de-asserts.This signal is in the primary well.
GPP_I10 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWROK de-asserts.This signal is in the primary well.
GPP_F23	Display Port F Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down. 0 = Port F is not detected. (Default) 1 = Port F is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWROK de-asserts.This signal is in the primary well.This strap applies to platforms that support Display Port F only. Refer to the platform's processor documentation for info on Display Port F support.

5.6 Digital Display Interface Disabling and Termination Guidelines

All the digital display ports on the Coffee Lake processor have a strap associated with it. The port strap needs to be set to configure each digital port irrespective of the digital display technology HDMI/DP. The following table lists all the digital display straps and guidelines to enable/disable a respective port on the platform. All the straps are sampled on the rising edge of the PWROK signal.

Table 5-15. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable PortΩ	How to Disable PortΩ
Port 1	DDPB_CTRLDATA	Pull up to 3.3V with 2.2K ohm ±5% resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3V with 2.2K ohm ±5% resistor	No Connect
Port 3	DDPD_CTRLDATA	Pull up to 3.3V with 2.2K ohm ±5% resistor	No Connect




KB ID PCH Side(HW請依照此表格做設計判斷) *BIOS會再反向				
Code	ROG RGB KB Type	KBID 2	KBID 1	KBID 0
		(GPP_H18)	(GPP_H17)	(GPP_H16)
0x00	Normal Keyboard	H	H	H
0x01	QWERTASD Partition Keyboard	H	H	L
0x02	4 Zone RGB Keyboard	H	L	H
0x03	Per Key RGB Keyboard	H	L	L
0x04	1 Zone RGB Keyboard	L	H	H




Strap => Reserved

Refer to CPE-W RVP R1.0 (Doc. 571483)
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

The diagram illustrates a pull-up resistor network for the SPI_G1 pin. The pin is connected to a 3V3VUS supply through a 100KOhm resistor (R2443). The other end of R2443 is connected to a 75KOhm resistor (R2445), which is then connected to ground. A green circle with a crosshair is shown near the ground connection.






2017/12/05 Remove TBT_I2C_SCL_PCH/TBT_I2C_SDA_PCH by James








DDR4 Memory Down pool

	DDR4 SDRAM X8					
	Micron (1Rx8G2) 5981-00000700 5981-00000700 2666 M5981G2000 2666 M5981G2000 (7)18	Samsung (1Rx16G2) 5881-00000000 5881-00000000 2666 M5881G2000 2666 M5881G2000 (7)17	Micron (1Rx8G2) 5981-00000000 5981-00000000 2666 M5981G2000 2666 M5981G2000 (7)17.7	Micron (1Rx16G2) 5981-00000000 5981-00000000 2666 M5981G2000 2666 M5981G2000 (7)17.5	Samsung (1Rx8G2) 5881-00000000 5881-00000000 2666 M5881G2000 2666 M5881G2000 (7)18	Samsung (1Rx16G2) 5881-00000000 5881-00000000 2666 M5881G2000 2666 M5881G2000 (7)18
DIMM_0EL0	L	L	L	M	M	L
DIMM_0EL1	L	L	M	L	M	L
DIMM_0EL2	M	L	L	L	L	L



PCH_GPPC21 : DGPU_RST#
PCH_GPPC22 : DGPU_PWR_EN#




X-tal Frequency Select

- Cannon Lake PCH-LP**
- XTAL_Freq_Select = GPP_H21
 - Pin Strap for XTAL frequency selection
 - An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 Mhz XTAL operation
- Cannon Lake PCH-H**
- XTAL_Freq_Select = GPP_J4
 - Pin Strap for XTAL frequency selection
 - An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 Mhz XTAL operation

Table 8-1. Power Descriptions for PCH in CNL-H




Name	Description
VCCPWHVDO_1P8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPWHVDO_1P8 and is internal 1.8 V VHM Mode not pin 4012 connected to External 1.8 V VHM Mode.
VCCPRHVD0_1P8	AF19
VCCPWHVDO_1P8	AF20




VCCDPHY_IP24	1.24V for CNVI logic. This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC. Refer to the Cannon Lake -IYT PDS for implementation details.
--------------	--



SHORT PCH PINS A122, A123, A124 TOGETHER IN SURFACE LAYER AND CONNECT BGS TO EDGE CAP WITH LOWEST LOOP INDUCTANCE AS PDG RECOMMEND.

Purple reference C8B
Blue reference EDS






SPI Power




1st SPI ROM



```
1st: 05006-00090900 FLASH MXIC MX25L12873FM2I-10G 128M SOP-8
2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP8
```




System Management Interface




SMBus Interface




		Project Name	Rev
		GX502GX	R1.2
Title : TEST POINT			
Size B	Dept.: ASUSTeK COMPUTER	Engineer:	EE
Date: Friday, February 21, 2020		Sheet	29 of 99


Keyboard Connector




For EMI




Keyboard Backlight



TP Connector




EMI Reserve
如要上件請確認容值 (選擇Pico等級)






<Core Design>

Thermal Policy












Main Board














D3401,D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D



DETECTION



2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405


2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405


2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405

2011208 modify level shift for I2S follow GL70405



[Bypass Path]



< Fine tune table for Pericom (One port Gen2) >

< EQ table for Pericom 1002B >

EQ[A:8]	Gen 1 @2.5GHz(dB)	Gen 2 @5GHz(dB)
0 : 0 0 to GND	5.1	10.9
R : Rest to GND	1.9	6.7
F : Leave Open	3.5(Default)	8.9(Default)
1 : 0 0 to VDD	6.8	13.1

Note : With internal 100Kohm pull-up Rpu and 200Kohm pull-down Rdown



$\lambda_{ext} = 680 \text{ nm}$

< FG table for Pericom 10028 >


FG[A:B]	Flat Gain [dB]
0 : 0 Ω to GND	-3.0
R : Resistor to GND	-1.5
F : Leave Open	0 (Default)
1 : 0 Ω to VDD	+2.0

< SW table for Pericom 10028 >


SW[A:8]	Output Linear Swing (mV)
0: 0 Ω to GND	800
R: Rext to GND	1200
F: Leave Open	1000 (Default)
1: 0 Ω to VDD	1100



USB3.0 ESD-Protection




ESD PROTECTION

USB2.0
ESD-Protection


For EMI, Eason 2018/7/25

```
[C911]
m5202,m5203,m5204,m5205
m5206,m5207,m5208,m5209
XMI Change(For URM3.1 Gen2
```

USB3.0 EMI-Protection




R1.5 USB2.0 EMI-Protection With ECMF(PCB 1.05mm 10Layer)



- Note :** 1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
Please check your project must matching the thickness , DF and DK value of PCB every layer
2. C3805&C3810 must be replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
3. Pin7 & Pin8 & Pin11 & Pin12 must be connected to system ground
4. Pin13 to Pin16 are floated in regular scheme


temp_M08 000010層名順序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM





current: 1mA

eCore Design


+VCCORE DECAPS Place Back Side (TOP)





+VCCORE near CPU




+VCCGT DECAPS Place Back Side (TOP)












+VCCGT near CPU



Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

		Title : DDR4_TERMINATION	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 13 of 99	



		Title : XDD_HDD & ODD CON	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 42 of 99	



Project Name

GX502GX

Rev

R1.2

Title : **CB_CON**

Size

A

Dept.: **ASUSTeK COMPUTER**

Engineer: **EE**

Date: **Friday, February 21, 2020**

Sheet


43

of

99

LPC Debug Port


2017/11/10




1st: 12018-00103800
2nd :12018-00103300


2017/11/10

Flash BIOS



<Core Design>

		Title : DEBUG_LPC	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020	Sheet 44 of 99		

		Title : USB3_*****	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 46 of 99	



Title : TYPE-C USB3.1_R1.5_4

ASUSTeK COMPUTER INC. NB1

Engineer:

Size

Project Name

Rev


D

GX502GX


R1.2

Date: Friday, February 21, 2020


Sheet 47 of 99




HDMI Active-Level Shift






HDMI PWR_+5VS_HDMI



HDMI EMI




HDMI LDO 1.1VS



Module_AUX

ANT_1



ANT_2

U5411 RTC7610			
ANT	Port	VC1 GPP_B2	VC2 GPP_A19
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't care
0: -0.2v~0.3v
1: 1.6v~3.6v

<Core Design>


Thermal Sensor : SN170027

ALERT/SDA/SCL: Open-drain output; pullup resistor 5Kohm

Pin function Supply voltage.: 1.62 V to 3.6 V


power rail : 3.3V

SMBUS1 to EC



Near CPU



SMBUS addr=10010000 (90)



Near VRAM

SMBUS addr=10010001 (92)

example




Near GPU

SMBUS addr=1001011 (96)

CPU&GPU FAN

Note : connector and power are by project design




ADD0: Address select. Connect to GND, SDA, SCL, or V+

DEVICE TWO-WIRE ADDRESS	ADDN PIN CONNECTION
1001000	Ground
1001001	V+
1001010	SDA
1001011	SCL




USB3.0 EMI-Protection




5.PIN DEFINE TABLE:

PIN NO.	1	2	3	4	
SIGNAL NAME	VBUS	D-	D+	GND	
PIN NO.	5	6	7	8	9
SIGNAL NAME	StdA_SSRX-	StdA_SSRX+	GND-DRAIN	StdA_SSTX-	StdA_SSTX+




USB3.0 ESD-Protection

1st Source: PIN:ST224-41360000 ESD PROTECTION AZ3805-416




For EMC, Exem 2018/9/24

USB2.0 ESD-Protection



For EMC, Exem 2018/9/24


R1.5 USB2.0 EMI-Protection With ECMF (PCB 1.05mm_10Layer)



- Note :
1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
 2. C5237&C5238 must replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
 3. Pin7 & Pin8 & Pin11 & Pin12 must be connected to system ground
 4. Pin13 to Pin16 are floated in regular scheme

temp_M08_000010層名順序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM


R1.5 USB2.0 EMI-Protection With ECMF (PCB 1.05mm_10Layer)




- Note :
1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix I
 2. Please check your project must matching the thickness, DF and DK value of PCB every layer
 3. C3811&C3812 must replaced with 18pF 0201 capacitors and the tolerance of capacitance value is 5%
 4. Pin7 & Pin8 & Pin11 & Pin12 must be connected to system ground

temp_M08_000010層名順序是：TOP/GND/IN1/GND1/IN2/VCC/GND2/IN3/GND3/BOTTOM


Title <Title>		
Size A	Document Number <Doc>	Rev R1.2
Date:	Friday, February 21, 2020	Sheet 54 of 99

		Title : IO Con. to MB	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 55 of 99	


PWR_LED





PCIE SSD_LED



Charger_LED




OS_LED




D item- RGB_LED


< D case LED R >



< D case LED L >




CAP_LED




©Gee Design


```
SLP_S3_N
DDR_PWRGD
VCCIO_PWRGD
3.3S_MON
1.00U_MON
1.8S_MON
RSMRST_PWRGD
SYS_PWROK
```













The schematic diagram illustrates the electrical connections for the VCCST_PWRGD_CPLD pin. It features two main input pins for the CPLD, both labeled EMK1-G-T2R. The left pin is connected to a 3V3_05V supply through a 100KOhm resistor (R5801) and a 0Ohm resistor (R5802). It is also connected to a 0.1uF/6.3V capacitor (C5801) and a 1N4148 diode (D5801A). The right pin is connected to a 3V3_05V supply through a 1KOhm resistor (R5803) and a 1% N/A resistor. It is also connected to a 0.1uF/6.3V capacitor (C5801) and a 1N4148 diode (D5801A). The output of the right pin is labeled VCCST_PWRGD_CPLD.





EMI SPRING (2.6H)*3 13NB0I50M01011

EMI SPRING (4.2H)*2 13NK00B1M01011
EMI SPRING (3.5H)*1 13GOK0F10M010-10




2018.11.19 EMI Reserve



2017.05.02 EMI Reserve


<Core Design>

		Title : I/O_Main board Conn.	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name		Rev
B	GX502GX		R1.2
Date:	Friday, February 21, 2020	Sheet	69 of 99

DC-IN Connector

DC Jack使用請詢用River_Hsu

New 6 Phi 4 Pin DC_Jack 1.55ch



12033-00020300


J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300


Battery Connector







12017-00080400

Note: Battery Connector 正確性與BAT1_IN_OC#是否預留!

		Title : I/O board(1-1)_CR_RTS5139	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 62 of 99	





		Title : USB Port	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 63 of 99	



TOP&BOT 2.4/8





TOP&BOT 3.5/8



<Core Design>

		Title : ME_Screw Hole & Nut	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name	GX502GX	Rev R1.2
Date: Friday, February 21, 2020	Sheet	65 of 99	



Clock Pull up power change from +0.6V to +1.2V (CFL PDG) 20820601

10uF*4
1uF*16







Table 4-25. DDR4 Memory Down Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 Memory Down x8- 8 Devices per Channel	VDDQ/VDD (shorted)	4 as near each x8 DRAM device as possible	64x 1 μ F (0402) (min of 48 stuffed)	
		Distributed around the DRAM devices	20x 10 μ F (0603) (min of 12 stuffed)	
	VPP	2 as near each x8 DRAM device as possible	32x 1 μ F (0402)	
		Distributed around the DRAM devices	10x 10 μ F (0603)	
	VTT	Distributed along termination resistors	32x 1 μ F (0402)	
		Distributed evenly across domain	8x 10 μ F (0603)	




<Core Design>




POWER button





OS LED




<Core Design>

		Title :	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020	Sheet	66 of 99	

		Title : I/O board FUNC key	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 67 of 99	


		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 68 of 99	

		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 69 of 99	

[72] FBD_D[31..0]


[72] FBD_CMD[33..0]






40 OHM NET
FBD Partition 31..0
MF=1 Mirror




[72] FBD_D[31..32]

40 OHM NET
FBD Partition 64..32
MF=0 Normal







IT8299E




KB RGB Per Key LED




PerKey Signal



KB RGB 1Zone LED




A_GND / GND




20190620 Follow Audio Design IP ALC3208_E889118_SMARTAMP_MULTISTREAM_0617 (Modified by Iherwin)

MUTE




ACL_RULE_ID	MICRO_VERSION	END_OF_ID	Value
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5

EXTERNAL MICROPHONE




ESS ES9118EQ




Modify 1216


Codec LDO +3.3VS_AVDD




Codec LDO +3VS_VCCA




Codec LDO +1.8VS_AVCC_HP




Codec LDO +1.8VS_AVCC_0



50MHz XTAL





RECOMMENDED POWER UP SEQUENCE



Driver 行為會follow 下表


	EAFO_EOF	I2S_OUT_ID	MIC2_VREF0_R
Default	LOW	LOW	LOW
CTIA (L/R/G/M) Iphone	LOW	LOW	HIGH
MTSP (L/R/M/G) Nokia	LOW	HIGH	LOW
一般手機	LOW	HIGH	HIGH
Speaker+傳音樂	HIGH	LOW	LOW
Speaker+不傳音樂	LOW	LOW	LOW



```
When Assert MRESET, #RSTZT signal will be asserted
as well and send a reset signal to TW7.
```

Notice

```
Connect to PCM GPP All(CPL Platform)
Manual Reset to '0' for better power support
Should be connected to RZ/HOC GPIO
'0' - No Manual Reset is being assert
'1' - Manual Reset is being assert
```



I2C1 address	R1219 DIV = 0	R1219+R1230 DIV = 0.338	R1219+R1247 DIV = 0.5	R1219+R1209 DIV = 0.90
I2C1_C1_ADDR	000b	001b	010b	011b
I2C1_C2_ADDR	100b	101b	110b	111b

Table 2. I/O Default Values/Addresses I/O1 - Port 1

TABLE 2. PC Unique Address (UE1 - Port 1)							
(Default PC Unique Address)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	UE_ADDR[UE_ADDR_C15:0]		001	000

Note 1: Any bit is available for each port independently according to the unique address of the PC address.

Table 3. I²C Default Unique Address DC1 - Port 2

Default PC Unique Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	1	0	0	PC_ADDR_OFFSET_C22-R			15W	


Note 1: Any bit is tri-state for each port independently providing firmware override of the PC address.

For the QIC2 interface, the unique FC address is a fixed value as shown in Table 4 and Table 5.






Table 4. I²C Default Unique Address GC2 - Port 1

Default PC Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	0

Note 1. Any bit is substitutable for each port independently, providing firmware override of the PC address.



2017/2/21 Fix PDI leakage issue. (follow UX490)



1. Log: 82_03012-0003000
 2. Log: 82_03012-0003000
 3. Log: 82_03012-0003000
 4. Log: 82_03012-0003000
 5. Log: 82_03012-0003000
 6. Log: 82_03012-0003000
 7. Log: 82_03012-0003000
 8. Log: 82_03012-0003000
 9. Log: 82_03012-0003000
 10. Log: 82_03012-0003000
















Table 4-25. DDR4 Memory Down Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x pF (min)	Note
DDR4 Memory Down 8B-8 Devices per Channel	VDDQ/VDD0 (unbuffered)	4 at near each 8B DIMM device as possible Distributed around the DIMM devices (min of 12 at 4B)	44x 10pF (0603) (min of 48 at 4B)	
	VDD	2 at near each 8B DIMM device as possible Distributed around the DIMM devices	20x 10pF (0603) 32x 10pF (0603)	
	VTT	Distributed around termination resistors	32x 10pF (0603)	
		Distributed evenly across domain	8x 10pF (0603)	



BL_EN/BL_PWM/L_VDDEN/L_IC(Switchable Use)




eDP Switch




eDP Panel Conn.





LCD Power switch



For EMI



For ESD




eDP_HPD (CPU)




eDP_BL PWM






MIC module




MIC





For ESD







NVLink (not used)




EDP (4Lane Panel)




DP



USB-C/DP (not used)












WLAN_Wake# Control





WLAN_CLKREQ#

SD-1216




		Title : BT_Blueetooth	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 61 of 99	


GPU POWER SEQUENCE CONTROL



MEMORY: GPU FB Partition A




MEMORY: GPU FB Partition D





Device	Pin	Signal	Pin	Signal
U100	1	USB3_0	1	USB3_0
U100	2	USB3_0	2	USB3_0
U100	3	USB3_0	3	USB3_0
U100	4	USB3_0	4	USB3_0
U100	5	USB3_0	5	USB3_0
U100	6	USB3_0	6	USB3_0
U100	7	USB3_0	7	USB3_0
U100	8	USB3_0	8	USB3_0
U100	9	USB3_0	9	USB3_0
U100	10	USB3_0	10	USB3_0
U100	11	USB3_0	11	USB3_0
U100	12	USB3_0	12	USB3_0
U100	13	USB3_0	13	USB3_0
U100	14	USB3_0	14	USB3_0
U100	15	USB3_0	15	USB3_0
U100	16	USB3_0	16	USB3_0
U100	17	USB3_0	17	USB3_0
U100	18	USB3_0	18	USB3_0
U100	19	USB3_0	19	USB3_0
U100	20	USB3_0	20	USB3_0
U100	21	USB3_0	21	USB3_0
U100	22	USB3_0	22	USB3_0
U100	23	USB3_0	23	USB3_0
U100	24	USB3_0	24	USB3_0
U100	25	USB3_0	25	USB3_0
U100	26	USB3_0	26	USB3_0
U100	27	USB3_0	27	USB3_0
U100	28	USB3_0	28	USB3_0
U100	29	USB3_0	29	USB3_0
U100	30	USB3_0	30	USB3_0
U100	31	USB3_0	31	USB3_0
U100	32	USB3_0	32	USB3_0
U100	33	USB3_0	33	USB3_0
U100	34	USB3_0	34	USB3_0
U100	35	USB3_0	35	USB3_0
U100	36	USB3_0	36	USB3_0
U100	37	USB3_0	37	USB3_0
U100	38	USB3_0	38	USB3_0
U100	39	USB3_0	39	USB3_0
U100	40	USB3_0	40	USB3_0
U100	41	USB3_0	41	USB3_0
U100	42	USB3_0	42	USB3_0
U100	43	USB3_0	43	USB3_0
U100	44	USB3_0	44	USB3_0
U100	45	USB3_0	45	USB3_0
U100	46	USB3_0	46	USB3_0
U100	47	USB3_0	47	USB3_0
U100	48	USB3_0	48	USB3_0
U100	49	USB3_0	49	USB3_0
U100	50	USB3_0	50	USB3_0
U100	51	USB3_0	51	USB3_0
U100	52	USB3_0	52	USB3_0
U100	53	USB3_0	53	USB3_0
U100	54	USB3_0	54	USB3_0
U100	55	USB3_0	55	USB3_0
U100	56	USB3_0	56	USB3_0
U100	57	USB3_0	57	USB3_0
U100	58	USB3_0	58	USB3_0
U100	59	USB3_0	59	USB3_0
U100	60	USB3_0	60	USB3_0
U100	61	USB3_0	61	USB3_0
U100	62	USB3_0	62	USB3_0
U100	63	USB3_0	63	USB3_0
U100	64	USB3_0	64	USB3_0
U100	65	USB3_0	65	USB3_0
U100	66	USB3_0	66	USB3_0
U100	67	USB3_0	67	USB3_0
U100	68	USB3_0	68	USB3_0
U100	69	USB3_0	69	USB3_0
U100	70	USB3_0	70	USB3_0
U100	71	USB3_0	71	USB3_0
U100	72	USB3_0	72	USB3_0
U100	73	USB3_0	73	USB3_0
U100	74	USB3_0	74	USB3_0
U100	75	USB3_0	75	USB3_0
U100	76	USB3_0	76	USB3_0
U100	77	USB3_0	77	USB3_0
U100	78	USB3_0	78	USB3_0
U100	79	USB3_0	79	USB3_0
U100	80	USB3_0	80	USB3_0
U100	81	USB3_0	81	USB3_0
U100	82	USB3_0	82	USB3_0
U100	83	USB3_0	83	USB3_0
U100	84	USB3_0	84	USB3_0
U100	85	USB3_0	85	USB3_0
U100	86	USB3_0	86	USB3_0
U100	87	USB3_0	87	USB3_0
U100	88	USB3_0	88	USB3_0
U100	89	USB3_0	89	USB3_0
U100	90	USB3_0	90	USB3_0
U100	91	USB3_0	91	USB3_0
U100	92	USB3_0	92	USB3_0
U100	93	USB3_0	93	USB3_0
U100	94	USB3_0	94	USB3_0
U100	95	USB3_0	95	USB3_0
U100	96	USB3_0	96	USB3_0
U100	97	USB3_0	97	USB3_0
U100	98	USB3_0	98	USB3_0
U100	99	USB3_0	99	USB3_0
U100	100	USB3_0	100	USB3_0

MEMORY: GPU FB Partition B




MEMORY: GPU FB Partition C






+VCCIO [For CPU]

AC_BAT_SYS



+1.05VSUS [For PCH]

AC_BAT_SYS



Ipeak= 10A

OCP= 12A

+1.05VSUS

PT840* 請放置 PU8401旁;並請放置Trace 上!

P_1.05VSUS_LX_S
PT8301
NB_TPC20T
@


<Variant Name>

ASUS		Project Name	Rev
		Coffe Lake-H	R1.0
Title : PW_+1.0VSUS			
Size A4	Dept.: NB Power team	Engineer: Power RD	
Date: Friday, February 21, 2020	Sheet	83	of 103


PU8401
HPA02240RVER
N/A



PT8401
1
P_1P8VSUS_LX_30
TPC20T

<div> <div>  <div> <div>Project Name</div> <div>Project Name</div> </div> </div> <div> <div>Rev</div> <div>R1.0</div> </div> </div>	
<div> <div>Title :</div> <div>PW_+1.8VSUS</div> </div>	
<div> <div>Size</div> <div>A4</div> </div>	<div> <div>Dept.:</div> <div>NB Power team</div> </div>
<div> <div>Engineer:</div> <div>Power RD</div> </div>	
<div> <div>Date:</div> <div>Friday, February 21, 2020</div> </div>	<div> <div>Sheet</div> <div>84</div> <div>of</div> <div>103</div> </div>

+3VS_LCD




+2.5V BUCK (XCL206)




Vout=2.56V , Io,max=280mA




+3VA_DSW / +5VSUS [System Power]




Imax= 15A
OCP= 20A
+5VSUS



Imax= 7A
OCP= 12A
+3VA_DSW




請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm






Adaptor Mode (IMVP8)						
	S0	C5	S3	D53	S4	S5 with USB Charge+
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	0	0
SUSC_EC#	1	-	1	-	0	0
SUSB_EC#	1	-	0	-	0	0

Battery Mode (IMVP8)						
	S0	C5	S3	D53	S4	S5 with USB Charge+
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	1	1
SUSC_EC#	1	-	1	-	0	0
SUSB_EC#	1	-	1	-	0	0




Load Switch




+12VS 的 Vin 對應 BOM 表

	+12VS_FAN	+12VSUS
PR8806	N/A	⊗
PR8810	⊗	N/A
PQ8814	⊗	N/A



PQ8820 - 07G003598010
2nd : 07003-00030800
07003-00030900
禁用 : 07G003000120








Address	Sz7E	Sz7C	Sz7B	Sz7A	Sz7D	Sz7F	Sz7G	Sz7H
PBR001	1.0%	1.5%	2%	3.8%	3.9%	4.3%	5.1%	6%
PBR002	1.0%	1.5%	2%	3.8%	3.9%	4.3%	5.1%	6%


Temperature sensor							
Address	0x03	0x04	0x05	0x06	0x07	0x08	0x09
R/W	W	W	W	R	R	R	R
Function	Temp. limit threshold setting			Stored temp. data			bit 0 = 0 bit 1 = 0 bit 2 = 0 When ALERT9 occurs




S	$\overline{\text{OE}}$	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D









Channel A




Channel B




Channel C




Channel D







VRAM FVSDQ



For power sequence measurement




Charger ISL9238 (NVDC)




DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.2V	
PS0404	1500ns		
PS0409	21.500ns		
PS0423	7500ns		


DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.2V	
PS0404	1500ns		
PS0409	21.500ns		
PS0423	53.600ns		


DVS Setting			
MDM_VDD_CTL	M	L	
Voltage	1.35V	1.2V	
PS0404	1500ns		
PS0409	16.500ns		
PS0423	14000ns		



		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 95 of 99	






+12VS_FAN [For FAN]



		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GX502GX		Rev R1.2
Date: Friday, February 21, 2020		Sheet 97 of 99	

請和cc確認ss端是否有相對應線路, pull high

N18E-G3R MAX-Q



N18E

N18E-G3/N18E-G3R

N18E-G2/N18E-G2R
N18E-G1R

N18E-G0
N18E-G1
N18E-G3R MAX-Q
N18E-G2R MAX-Q
N18E-G1R MAX-Q

N18E-G0 MAX-Q

	UP9026PQK1 (UPI)	
PR9801	100k (10G212100014010)	
PR9817	124k (10G212124014010)	
PR9822	100k (10G212100014010)	
PR9814	124k (10G212124014010)	
PR9805	75k (10G212750214010)	
PR9806	487k (10G212487014010)	
PR9807	75k (10G212750214010)	
PR9808	487k (10G212487014010)	
PR9811	24k (10G212324314010)	
PR9812	10k (10G212100214010)	
PR9834	90.9k (10G212909214010)	

	UP9026PQK1 (UPI)	
PR9817	810k (10G212140014010)	
PR9814	240k (10G212140014010)	



	UP9026PQK1 (UPI)	
PR9817	210k (10G212210014010)	
PR9822		
PR9814	210k (10G212210014010)	

	UP9026PQK1 (UPI)	
PR9817	348k (10G212348014030)	
PR9822		
PR9814	348k (10G212348014030)	

N18P

	UP9026PQK1 (UPI)	
PR9801	100k (10G212100014010)	
PR9817	348k (10G212348014030)	
PR9822	100k (10G212100014010)	
PR9814	348k (10G212348014030)	
PR9805	75k (10G212750214010)	
PR9806	487k (10G212487014010)	
PR9807	75k (10G212750214010)	
PR9808	487k (10G212487014010)	
PR9811	24k (10G212324314010)	
PR9812	10k (10G212100214010)	
PR9834	90.9k (10G212909214010)	

N18P-G0-MP
N18P-G0-MP MAX-Q
N18P-G0-Q13 MAX-Q
N18P-G62
N18P-G62 MAX-Q
N18P-G61
N18P-G61 MAX-Q




AC-IN Mode

C:CPU
P:PCH
S:PLT
Power
Signal

(+RTCBAT)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC)RTCRST#(PCH)
(Power)AC_IN_OC#(EC)
(EC)PS_ON(+3VA_EC)
(PS_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWROK_EC(PCH)
(+3VA_DSW)PM_BATLOW#(PCH)
(PCH)PM_SLP_SUS#(EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC)PM_RSMRST#_PCH(PCH)
(PCH)SUSWARN#(EC)
(EC)ME_AC_PRESENT_PCH(PCH)
(EC)PCH_SUSACK#(PCH)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_PWRBTN#(PCH)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO,(+12VS)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)1.2V_PWRGD(AND)
(Power)IMVP8_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWROK_PCH(PCH)
(PCH)CLK_PCH_BCLK(CPU)
(PCH)H_CPUPWRGD(CPU)

(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSPWROK_PCH(PCH)
(PCH)PLT_RST#(CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
(CPU)H_THERMTRIP#(PCH)
(PCH)DDR4_DRAMRST#(Memory)


+VCCGT

CFL H Power Sequence
(AC mode)

DC-IN Mode

C:CPU (+RTCBAT)+3VA_RTC
 P:PCH (AC_BAT_SYS)+3VA/+5VA
 S:PLT (+3VA_RTC) RTCRST# (PCH)
 Power (Power) AC_IN_OC# (EC)
 Signal (EC) PS_ON (+3VA_EC)
 (PS_ON)+3VA_EC (EC)
 (3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
 (EC) DPWROK_EC (PCH)
 (+3VA_DSW) PM_BATLOW# (PCH)
 (PCH) PM_SLP_SUS# (EC)
 (VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_PWRGD)
 (EC) PM_RSMRST#_PCH (PCH)
 (PCH) SUSWARN# (EC)
 (EC) ME_AC_PRESENT_PCH (PCH)
 (EC) PCH_SUSACK# (PCH)
 (PWR_Switch) PWR_SW# (EC)
 (EC) PM_PWRBTN# (PCH)
 (EC) SUSC_EC# (Power)
 (SUSC_EC#)+12V/+5V/+3V
 (EC) SUSB_EC# (Power)
 (SUSB_EC#)+12VS/+5VS/+3VS
 (VSUS_ON)+1.0V_VCCST, VCCPLL (VCCST_PWRGD)
 (+VCCIO)+VCCSTG
 (1.2V_ON)+2.5V (2.5V_PWRGD)
 (1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
 (+12VS)+VCCPLL_OC
 (SUSB_EC#)+VCCIO (VCCIO_PWRGD)
 (ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
 (DDR_VTT_CTRL)+0.6V
 (CPU) DDR_VTT_CTRL (Power)
 (Power) 1.2V_PWRGD (AND)
 (Power) IMVP8_PWRGD
 (AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
 (ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
 (EC) PM_PWROK_PCH (PCH)
 (PCH) CLK_PCH_BCLK (CPU)
 (PCH) H_CPU_PWRGD (CPU)
 (ALL_SYSTEM_PWRGD) P_IMVP8_EN_10 (Power)
 (CPU) P_SVID_DATA_X2 (Power)
 (EC) PM_SYSPWROK_PCH (PCH)
 (PCH) PLT_RST# (CPU/EC/Device)
 (P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
 (CPU) H_THERMTRIP# (PCH)
 (PCH) DDR4_DRAMRST# (Memory)
 +VCCGT


CFL H Power Sequence (DC mode)
















GX502GX R1.1 SKU Table

Option	PCB	SKU	CPU	Power	DIMM	VRAM			

		Title : GX502GX SKU Table R1.1	
ASUS® COMPUTER		Engineer: EE	
Size	Project Name		Rev.
1	GX502GX		R1.1
DATE	Friday, February 23, 2012		TIME 1:03 PM BY





[illegible]